

CLAIMS

What is claimed is:

1. A graphics processor, comprising:
 - 2 a plurality of parallelized graphics computational units; and
 - 3 one or more task allocation units programmed to bypass defective
 - 4 ones of said subunits within said groups, and to distribute
 - 5 incoming tasks only among operative ones of said subunits.
- 6 2. The graphics processor of Claim 1, wherein said parallelized
- 7 graphics computational units include multiple vertex processors.
3. The graphics processor of Claim 1, wherein said parallelized
- graphics computational units include multiple vertex processors.
4. The graphics processor of Claim 1, wherein said parallelized
- graphics computational units include multiple texturing pipelines.
5. The graphics processor of Claim 1, wherein said parallelized
- graphics computational units include memory controllers.

6. An integrated circuit, comprising:

a plurality of parallelized groups of identical processing subunits; task allocation units associated with ones of said groups; wherein
said task allocation units are programmed to bypass defective
ones of said subunits within said groups, and to distribute
incoming tasks only among operative ones of said subunits;
whereby defects which disable some but not all of said subunits in
any one group are not necessarily fatal.

5

7. A method of 3D graphics rendering which comprises: using a task allocation unit and parallelized graphics computational units with relations as recited in Claim 1.